Search »
Home
News
Events
About
post-clock optimization
This tag is associated with 1 posts
Myth # 8 : Crosstalk aware timing fixing can be done in post-route stage only.
By
Alpesh Kothari
⋅
September 8, 2009
⋅
Post a comment
One of the most convincing stories you can hear from any big EDA marketing person is that crosstalk is something which can only show up after the routes are laid down and thus needs to be fixed as a post-process step after routing.
Read More
—
Categories
Analog Design
High Level Synthesis
IC/Package/SIP
Low Power
Place and Route
Verification
Most Emailed
Apache Design Solutions Introduces Totem, the Industry’s First Power and Noise Integrity Platform for Analog and Mixed-Signal Designs
- 1 email
Of investors, bloggers and customers
- 1 email
What’s that Noise?
- 1 email
ATopTech Introduces Industry’s First Top-Level Design Tool to Seamlessly Integrate All Hierarchical Functions with Block-Level Implementation
- 1 email
EDA 2010: The Year of “Less is More”
- 1 email