ATopTech’s Aprisa Physical Design Solution Qualified by TSMC for 40nm Designs

Santa Clara, CA – January 19, 2010 — ATopTech, Inc., the primary technology leader in integrated circuit (IC) physical design solutions addressing the challenges of designing ICs at 65 nanometers and below, today announced that Aprisa, the company’s award-winning physical design solution, has been qualified for TSMC’s 40nm technology node, meeting the foundry’s requirements of [...]
Read More

Myth # 8 : Crosstalk aware timing fixing can be done in post-route stage only.

One of the most convincing stories you can hear from any big EDA marketing person is that crosstalk is something which can only show up after the routes are laid down and thus needs to be fixed as a post-process step after routing.
Read More

Tuscany Design Automation Introduces Web-enabled Visualization of Complete IC Design Data

Tuscany Design Automation, the leader in structured placement and visualization solutions for integrated circuit (IC) design, focuses on providing ease of collaboration, access and implementation to design teams and managers.
Read More

Tuscany Design Automation’s Tego Physical Design Software Accelerates Structured Design

Tuscany Design Automation, the leader in structured placement and visualization solutions for integrated circuit (IC) design, focuses on providing ease of collaboration, access and implementation to design teams and managers.
Read More