EDA place-and-route
Myth #9: I need to tune R and C factors to get good correlation to sign-off tools and achieve predictable timing closure.
Lately, I have been hearing from a lot of customers using some of the big EDA place-and-route tools that they need to tune resistance and capacitance factors to achieve good timing correlation to sign-off tools for 65 and 40 nm designs. This started to make me wonder why is this needed.Read More
Most Emailed
- Apache Design Solutions Introduces Totem, the Industry’s First Power and Noise Integrity Platform for Analog and Mixed-Signal Designs - 1 email
- Of investors, bloggers and customers - 1 email
- What’s that Noise? - 1 email
- ATopTech Introduces Industry’s First Top-Level Design Tool to Seamlessly Integrate All Hierarchical Functions with Block-Level Implementation - 1 email
- EDA 2010: The Year of “Less is More” - 1 email
© 2009 TechGuri. 