DesignCon

This tag is associated with 1 posts

Practical Methodologies for Power / Signal Integrity of Chip-Package-Board Designs – A Industry Focused Workshop at DesignCon 2010

Is there a disconnect in your die, package and board design methodology? As technologies evolve to meet demands of higher performance, smaller size and lower cost, there are several challenges in the design of chips, packages and boards which must be addressed with an integrated analysis and verification methodology. For example, maintaining power integrity means [...]
Read More