Clock Tree Synthesis
TSMC Includes Azuro Vectorless Power Analysis and Multi-Corner CTS in Reference Flow 10.0
Azuro, Inc., a provider of software tools for semiconductor chip design, today announced that Taiwan Semiconductor Manufacturing Company (TSMC) has included Azuro’s PowerCentric™ multi-corner CTS and SASim™ vectorless power analysis as part of TSMC’s Reference Flow 10.0.Read More
Azuro Announces Record Sales in the First Half of 2009
Azuro, Inc., a provider of advanced implementation tools for nanometer chip design, today announced record sales and revenue for the first six months of 2009.Read More
Useful Skew-Based Optimization
Clock trees are an integral part of any chip, and making them do what they should be doing is far less the expectation when designers try to build clock trees. Traditionally, clock trees are built to distribute clocks from the clock generator or clock port to the flip-flops or sink elements in the most efficient [...]Read More
Most Emailed
- Apache Design Solutions Introduces Totem, the Industry’s First Power and Noise Integrity Platform for Analog and Mixed-Signal Designs - 1 email
- Of investors, bloggers and customers - 1 email
- What’s that Noise? - 1 email
- ATopTech Introduces Industry’s First Top-Level Design Tool to Seamlessly Integrate All Hierarchical Functions with Block-Level Implementation - 1 email
- EDA 2010: The Year of “Less is More” - 1 email
© 2009 TechGuri. 