More on metrics…

As mentioned in the previous post, having a set of metrics and tools to measure the quality of a given verification environment is really critical. The metric should not only measure the quality of the tests but also the capability to capture any abnormal behavior. Before sharing how people were trying to do this, we would like to share some practical experiences that might be encountered on the road.

SoC Verification Challenges – Adopt Checker Quality Metric to Guard IP Quality

As pointed out in the previous post, a not-well-verified IP can be a major killer for any SoC project. SoC integrators basically don’t have the time or resources to debug individual problematic IPs. A bad IP can really delay a project, if not kill it.

Having a robust IP signoff process is really critical and adopting [...]

Verification Challenges — SoC

One of the major headaches when building a SoC is the quality of the adopted IP. A general SoC usually contains many IP cores which are either provided by the internal design team or purchased from 3rd party providers. An IP block usually comes with a complete function and performance spec for SoC integrators. However, [...]

Power-Aware Debugging - the Languages

We have been working on the power-aware related projects for a while and there are some interesting experiences and thoughts that we would like to share in several blog posts. Hope you will enjoy it and please feel free to give us feedback.

As we all know, low-power has become a more, if not [...]